We present a formal approach to the analysis of a VLSI design described at the high level, which produces information conducive to the acceleration cr I"" rcneration algorithms. This analysis yields as its main product, information which can be used to reduce the amount of effort expended during backtracing, hy guiding this process towards decisions (assignments) less likely to cause conflicts, and mmimizing the amount of work between backtracks. RIDDLE, an algorithm which performs this analysis in time linear in the number of signals, is introduced. Expcrimenta1 results for the special case of combinatorial gate level designs are also given.
Introduction
The increase in VLSI circuit complexity has turned test generation into a major bottleneck in the design cycle. One way to tackle the complexity of .test generation for these circuits, is to usc a higher level of abstraction in the design description, thus reducing the amount of detail to be dealt with In this work, we assume that the design is described as a network of interconnccte"d functional blocks (e.g., adders, multiplexers, etc), as would be the case of designs using a library approach [1, 2] .
Many algorithms for test pattern generation using a gate level description of a design have appeared in the literature. lVJOst of these algorithms have one thing in common, namely a search procedure, which is usually implemented as a backtracing process (e.g., [3] [4] [5] [6] ). This process is used to identify conditions or constramts on the design's inputs, which are necessary to excite a fault and propagate its effect to an observable point. Furthermore, extensive research has been conducted in the area of improving the performance of the backtracing process at the gate level (e.g., [5] [6] [7] ). On the other hand. although several attempts have been made to produce similar test pattern generation algorithms for designs expressed at a higher level (for a survey sec [8] ), none of these have addressed the efficiency aspect of the backtracing process.
to the high level desigri description, and its results can be used to reduce the amount of effort expended by guiding the backtracing process along two separate lines. First, the design is decomposed into backtraceindependent segments, so that less work is done in-between backtracks caused by conflicts in the justification of values. Second, whenever several possibilities for justifying a value exist, we set the order in which choices are made, so that conflicts are less likely to happen, and thus the number of backtracks is reduced.
In FAN [5J, backtracing is allowed to stop at certain internal lines (called head lines), which separate fanoutfree segments of the design which are directly fed by primary inputs. Since a given value can always be justified on these lines, there is never a need to backtrack through these segments. Head lines effectively partition the circuit by removing the fanout-free regions which are rooted at these lines, from consideration during backtracing. In [6] , LAMP2 extends the concept of head lines in FAN to that of backtrace-stop lines. This extension allows the in~lusion of fanout branches which do not reconverge (as determined by the primary outputs they reach), among those lines which partition the circuit. Furthermore, they distinguish between lines for which backtracing can be stooped, according to the (0,1) value being assigned to them, thus allowing also to make choices whie! ..•J , likely to cause f'I''1tlicts. TOPS [7] extends the defrnition of head lines, to include points of complete recunvergence, which can be directly identified by examining the topology of the design.
The next section presents the basic defmitions to extend the concept of backtrace-stop lines, from the gate level to a high level design description. This extended concept includes all lines which can be assigned without conflicts, including some which are located after the appearance of reconvergent fanout nodes in the design. In section 3, we formally introduce the guidelines for establishing the order in which alternatives are chosen, so as to reduce the possiBility for coiUlicts. Section 4 presents RIDDLE, an algorithm in time linear in the number of signals for the pre-processing of the design, according to our defrnitions.
In order to evaluate the advantages of RIDDLE, and provide a meaningful comparison to other methods for test pattern generation, we tested our algorithm on the special case in which each block represents a Boolean gate. Experimental results obtained on designs 'from [10] are given in section 5.
Design Decomposition
In this section we introduce the basic concepts which allow us to decompose a design into backtraceindependent segments. This partitioning imposes a certain order on the backtracing process, in which a segment is completely dealt with (including resolution of any conflicts within it), before any other segment IS chosen for processing. In this manner, the assignments being undone during backtracks (because of conflicts) are all restricted to those within the segment being processed.
First, we defme a directed graph G(V, E) of the given design, where the set of nodes V IS defmed as V = VPI UVPO UVFO UVBL' where:
The edges e E E represent the signals in the design, and their orientation shows the direction in which information flows in the design, from the source node (source(e» to the drain (drair(e». Also, for each node In the following we assume that the digraph G is acyclic, which is the case for combinatorial designs, or those based on scan-in scan-out techniques (e.g., LSSD [11.]).
Definition 1: Assignment of a value to an edge e E E is the labeling of that edge with a symbol s E {O,I,X}.
(We denote this label by value(e).) Assi~ent of values to a set of edges E'£E, is the assignment of a value to each edge e E E'.
Definition 2:
The tral)sfer function of a node v, denoted bye., which relates the values assigned to the edges in the set inedge.s(v) with those assigned to the edges in the set outedge.s (v) , is given by:
• For a node v E VBL' the transfer function is the function defmed by the truth table relating the inputs to the outputs of the functional block represented by node v. For example, the transfer function for the least significant output bit from an adder is given by the exclusive-or of the two least significant input bits with the carry-in bit.
• Clearly, there is no transfer function for nodes v E VPI U Vpo.
We refer to the relation from the values assigned to some subset of the edges in the set outedge.s (v) , to those assigned to the edges in the sel inedge.s(v) (if this' is possible), as the inverse transfer relation of node v, and denote it by e;l. For example, for any s~t of values assigned to a set of output edges from an adder, we can fmd a set of values on its inputs (in the case of an adder, several such sets exist) which will produce the desired outputs, and thus the e;1., exists for all adder output values. On the other hand, for a functional block representing a Bcb encoder, the inverse tran~fer relation is defmed only for those outputs which are valid BCD codes. Definition 6: For each edge lEE, we defme its influence set as the set 1(1) = {e 1/-+e}. It is clear from this defmition, that the function of each bl<;>ck'directly determines the influence sets for each of its inputs. For example, in the case of an adder, the influence set for the least significant bit of each addend contains all the outputs from the adder, while the influence set for the most significant input bits comprises only the two highest bits in the result (the most significant result bit and the carry-out). Say that we want to backtrace from the inputs to block bl, to the primary inputs in the design. For convenience, we restrict our attention to the graph nV1, E 1 ), where E 1 = K(bl) and
and e E E 1 }. We also use the notation 1 1 (1) = {e I/-+e and e E E 1 }, which is the influence set, restricted to contain only those edges in the cone of block bl. (Similarly, the notations inedges 1 (v) , indegree 1 (v) , outedges 1 (v) and outdegree 1 (v) , are used when the edges being considered are only those in the set E 1 ). Clearly, r is analogous to a single output circuit.
Definition 8: An edge e E E 1 is a stop edge, if it is not singular (i.e., it can attain both logical values, 0 and I), and for all valid assignments to the set of edges E' = E 1 -
K(e), there exists a valid assignment on K(e).
Stop edges are important in the backtracing process, sinc'e whenever we reach such an edge, we can always fmd a value for it ( and the edges in its cone), which will not cause conflicts with the assignments to other edges being backtraced at this point. Notice that this does not mean that the value on the stop edge is independent from other value~, but rather that for any assignment of values to the edges outside its cone, the necessary assignment to the stop edge can always be backtraced to the primary inputs. Therefore, whenever we encounter a stop edge during backtracing, we can postpone its processing until we have taken care of all possible conflicts among edges outside its cone. (The lines identified in [5, 6, 7] where backtrace can stop, regardless of the value being assigned to them, are special cases of this defmition.)
The example below illustrates the defmition of a stop edge.
Example I: Let us consider two small circuits which share the same topology (i.e., their design graphs are identical), represent the same Boolean function (C = A/\B), but differ in their implementation. The two circuits are shown in Figure 2 and Figure 3 . We want to determine w'hether the edge marked. as e J in bo\h circuits, is a stop edge. For the fIrst circuit (refer to Figure 2 ), Table I shows the complete decision tree which shows all assignments to the edges in the circuit, needed to justify each assignment (0 or I) to e•. Table 2 shows the equivalent decision tree for the second circuit (refer to Figure J ). Table 1 -Decision Tree for the circuit in Figure 2 . Table 2 -Decision Tree for the circuit in Figure 3 .
o-[°l O --c::-:
We see that in the fIrst circuit' (Figure 2 ), edge e J is a stop edge, since for all valid assignments on ell e J there is a valid assignment on K( e J ) = {e JI e 4 , e s , e 6 }. On the other hapd, the corresponding edge is not a stop edge in the second circuit ( Figure 3 ), since for the case of.value(e l ) = 1 and value(e J ) = 0, there is no valid assignment on K( e J ).
4--------+
We see from the above example, that whether an edge is or is not a stop edge, cannot be decided only by examining the topology of r. Furthermore, because of the dependency on the functionality of the design, this question can be answered (in the worst case) only by examining all valid assignments to the edges of the design graph. Therefore, in the interest o( efficiency, in section 4 we show an algorithm which attempts to fmd as many stop edges in r as possible, in time O( IE, I).
In the following section we introduce other features conducive to better performance of the backtracing process, by reducing the number of times backtracking is needed. These features are based on characterizing the edges in the graph r, according to whether they are less likely to cause conflicts for a certain assignment, and thus can be used to guide the backtracing process.
Avoiding Potential Conflicts
In this section we introduce a value-based approach for characterizing lines in the design. Whenever a certain assignment is being justified at the outputs from a block, and a number of choices exist in the form of assignments to the block's inputs (as determined by the inverse transfer relation), this characterization serves to guide the selection towards those alternatives which are less likely to cause conflicts. 2. all edges in the set which are neither safe (an edge is safe if it is both O-safe and I-safe), nor stop edges, are assigned X values; and 3. all other edges in the set are freely assigned.
An assignment which fulfills the above conditions for an edge to be considered as b-safe, is called a safe assignment.
For example, in Figure 3 , e s and e 6 are both safe {their source nodes are primary inputs) and stop edges, eã nd e 4 are suspect, e J is O-safe (the corresponding safe assignment is value(e 4 ) = X and value(e s ) = 0), and e l is a stop edge.
The motivation for deftning b-safe edges is to minimize the number of conflicts during backtracing. By using a safe assignment we avoid possible conflicts, since assigning an X value to an edge actually obviates the need for further backtracing through that edge. (If we assume that the edge is non-singular, we are assured that the desired value, 0 or 1, can be assigned to it.) Notice that a stop edge may also be a b-safe edge, in which case this characterization will help both in guiding the backtracing process (by postponing handling of the stop edge), and in the assignment of a value b to the b-safe edge (knowing the possibility of a safe assignment). On the other hand, we must remember that a safe edge is not necessarily a stop edge.
In the following section we introduce RIDDLE, an algorithm with time complexity O( IE y I), which identifies some of the stop edges in a graph r(VylE y ). This algorithm is applied, as a pre-processing step, to the graph r corresponding to the block targeted for backtracing.
The RIDDLE Algorithm
We begin by presenting the foUowing definition.
Definition 11: A node v is said to be problematic with respect to an edge I, if for at least one of the edges in inedgesy(v) (say the edge j), the corresponding influence set (I y (/) contains edges, some of which are in the cone of the given edge (K(l), while others are n~t in it, and there is at least one assignment to the set I y (/) which is not valid. (For the case of a graph representing a circuit at the gate level, where each v E V BL has a single output, this is equivalent to stating that there is a fanout node "'above N I which has not reconverged inside K(l).
More
We now present the RIDDLE algorithm. which traverses the edges in nVy, Ey), using a variant of topological sort [12] . and ql}alifies them as either stop, b-safe or b-suspect edges (as defmed above), or leaves them unqualified. 
The edge e is b-safe if (3pc E n(V~)XVi, 1~i~indegree(v))[si~bJ', with the relation~defmed by the set of ordered pairs {(O,O),(O,X),(1,l),(1,X),(X,X),(A,O),(A,l),(A,X)}.
I.e., if there is at least onepCE n(V~) which "covers" (according to the relation~)'the safe assignment, then edge e is b-safe (refer to Definition 10).
Lemma 1: All the edges e E E y which are labeled as stop edges by RIDDLE, are also stop edges according to Definition 8. (For the proof, see Appendix B.)
Experimental Results
We have characterized certain edges in a high-level design, which are conducive to the acceleration of the backtracing phase in a test generation algorithm. Also, we have shown RIDDLE, an algorithm with time complexity O( IE y I), for identifying some 'of the edges having the above characteristics. Since a gate level description is simply a special case of a high level design, our results apply in this case as well. This fact is of particular interest, since it allows us to evaluate the effectiveness of our edge-labeling process, using a popular benchmark of gate level designs, namely those in [10] .
The procedure we utilized to check the perfonnance of RIDDLE consists of two main phases. First, we perfonn fault simulation on the designs with (pseudo-) random stimuli, using the fault simulator HSS [14] , until the coverage curve flattens (the last group of 32 input patterns did not detect any additional fault). Table 3 shows the fault coverage and the number of faults which remain undetected after the ftrst phase. The second phase consists of running RIDDLE, followed by the D-Algorithm for deterministic test pattern generation on the faults undetected in the ftrst phase. We modified the D-Algorithm to defer justification of values on stop edges, and biased its selection of cubes towards safe-assignments. Our ftrst question is whether RIDDLE improves the perfonnance of the D-Algorithm. In order to answer this question we took those (Hrandom resistant") faults which remained undetected at the end, of the ftrst phase, and run the D-Algorithm with and without using RIDDLE. (For this set of experiments, RIDDLE was applied once to the whole circuit, rather than on a b10ck-by-b10ck basis. This approach provides a lower bound on the potential improvements offered by its application.) Results, given as fault coverage percentages (over all faults in the design), are shown in Table 4 , where the number of backtracks has been limited to 20. This was done to maintain compatibility with the results given in [15] (which are also listed in Table 4 )', for the D-Algorithm applied to all faults in the designs.
Another aspect of the D-Algorithm's perfonnance is its running time, which we are only capable of comparing for our two versions (with and without using RIDDLE). This comparison is shown in Table 5 , with the number of backtracks limited to 10, so as not to unduly bias the results because of a few faults for which this limit is exceeded. We can clearly see that the D-Algorithm which uses the edge labels produced by RIDDLE has equal or better perfonnance, both in the average number of backtracks, its increment of the overall fault coverage, and time efficiency, than its counterpart which ignores these 1ab~ls. Having determined that the D-Algorithm benefits from RIDDLE, we ask ourselves how this combination compares to other test generation algorithms. Table 6 addresses this question with respect to the results published in [16] for PQDEM and FAN. Again, the backtrack limits are set to .10 and 1000 for compatibility with the above publication. (The results for C499 are not given, since apparently there is a mismatch in the number of faults with that used in [16] . We attained the maximum achievable fault coverage (because of 8 redundant faults) of 98.94% with a limit of 10 backtracks.) Table 7 shows the number of faults which were found to be redundant (there is no test for them), and the number of those for which 1000 backtracks was exceeded Cabcrtedj. Again, we see that the D-Algorithm with RIDDLE performs as well, or better than both PODEM and FAN, except for the case of design C1355. This design is functionally equivalent to C499, with XORs expanded into NANDs. The D-Algorithm is known to have inherent difficulties with this type of circuit (refer to Table 4), and in this case RIDDLE cannot help much. Furthermore, we believe that the high performance of FAN, can be greatly improved by incorporating in it the information supplied by RIDDLE.
We should recall at this point, that the conct:pts introduced in this paper apply to designs expressed as a structural interconnection of functional blocks, of which a gate level description is only a special case. Thus, we regard the importance of the concepts in~IDOLE to transcend the gate level in their generality.
Appendix A
In this Appendix we prove the correctness of Function APV.
Claim 1: Function APV, as defmed in the paper, returns the value FALSE~there is at least one assignment of values on the set li/), where drab''-/) = v, which is not valid.
Proof:

=>:
Say there is an assignment of values on~he set I y (/) which is not valid. Let us call this assignment ex.
Clearly, there is no assignment to the set 'outedgeJ(v) which belongs to 8. and agrees with ex on the edges in I y (/). (An assignment ex on a set A is said to agree with an assignment 13 on a set B, or vice-versa, if both ex and 13 have the same value on the~dges in AnB.)
Therefore, all possible assignments on outedgeJ(v) which agree with ex belong in the set 0., and thus the set n(O.) will contain a pc with value X for~edges e E outedgeJ(v) -I y (/). This means that after applying Function APV -step (I), we will have in n' (8.) a pc':: (X).
• :
Let us assume that there is a pc E n(O.) for which all the edges in outedgeJ(v) -I,(/) have the value X.
Furthermore, the values corresponding to the edges in the set I,(/) for this pc agree with an assignment, say 13· This pc clearly represents all possible assignments on the set outedgeJ(v) which agree with 13, and thus all these assignments belong in 0•. Therefore, there are no assignments in 8. which agree with 13.
•
Appendix B
In this Appendix we show that all edges which were labelled as "stop" edges by RIDDLE are indeed so, according to Definition 8. Case 1 (3j not labeled~a stop edge): Clearly, there is a directed path p from v = source(e) to u = drair(h), and from Claim 2, there must be an edge k EP which was labeled as a stop edge by RIDDLEstep (S.b). Also, since j is not labeled as a stop edge, by Definition 11 v is a problematic node for all edges in the path p, which is a contradiction to the fact that edge k is labeled as a stop edge by RIDDLE -step (S.b).
• Case 2 (Vj are labeled as stop edges):
Since v is a split node, outdegree(v) > 1 and therefore we must have used RIDDLE -step (6.b.2), thus (VjXVk 3j E I,(k))[k is labeled as a stop edge], which again proves the Claim.
• In the following we present a constructive process for making a valid assignment to the edges in K(e), given that the edge e is labeled as a stop edge by RIDDLE, and that there is a valid assignment to the edges in E,-K(e). Notice that tlus process, called VALID, does not fmd a specific valid assignment, rather it just shows that such an assignment exists. We then use this process, after proving its correctness, to show that the edges labeled as stop edges by RIDDLE indeed fulfill the conditions for being such, according to Definition 8.
VALID
I Initialize the set E 1 = E, -K(e), and the set E 2 : = K(e). 
where j E E 2 -K( I). Then, E: . = E 1 U K'( I) and E 2 : = E 2 -K' ( I) , and resume at step (2).
5. If 1 was labeled as a stop edge by RIDDLE -step (6.b.2), tben E, . =E I U {f} and E 2 : = E 2 -{f}, arid resume at.step (2).
Claim 4:
There is always at least one edge which can be selected m VALID -step (3), l.e., (31 E E 2 ) 3 (~h E E 2 )[h+-l] and 1is labeled as a stop edge.
Proof:
First, since the graph r is acyclic, and the edges in E 2 are a subset of E" initially there is at least one edge in E 2 ( i= if;) which does not influence any other edge in E 2 • Deletion of edges from E 2 , as performed by VALID, leaves the graph still acyclic, and thus there is always an eqge which fulfills this condition. Now, we shall show (by induction) that the edges which are picked in VALID -step (3) (which we already know do not influence other edges in E 2 ) are always labeled as stop edges,
The edge e, which is the fIrst edge selected in VALID -step (3), clearly"is such an edge (by the initial conditions to the process VALID), and thus we have the basis for the induction. Clearly, an edge j belongs to E 2 at least as long as there is at least one edge k E E 2 3 j E I,(k). These edges k (which mayor may not be stop edges) will be moved to E I either in VALID -step (4) or in VALID -step (5) . Furthermore, such an edge j can be selected in VALID -step (3), only if it remained in E 2 in spite of having (
The induction step now assumes that the stop edge 1is picked in VALID -step (3). Let us fIrst look at the case where 1is moved to E I by VALID -step (4), together with all the edges in K(I) which do not influence other edges in E 2 • All the edges e, E K(f) remaining !.n~, and influence some edge em E K(f) (i.e., e,-+e m ) which was moved to E, (we know that the edge em in this case is actually a split edge with respect to I (which is a stop edge by the induction step), induced bye,), by Claim 3 are labeled as stop edges.
For the case where the stop edge I is moved to E, by VALID -step (5), we have that all the edges e, E K(f) remaining in E 2 and influence edge I, are labeled as sJoP edges according to RIDDLE -step (6.b.2).
• Claim 5: All edges h E E. can be given a valid assignment.
Proof: By induction.
Initially, all the edges in E, = E y -K( e) can be given valid assignments. Furthermore, and also because of the initial conditions at the beginning of VALID, the edge e can be given a valid assignment.
Let us assume that after n iterations of VALID, valid assignments have been made to all the edges in E I .
Furthermore, let us say that edge I, which is labeled as a stop edge, is selected in the current iteration of VALID (refer to Claim 4). Clearly, (Vk E E y 3 k~f)[k EEl]' and by the induction step, they all have valid assignments (i.e., the inverse transfer relation exists), and thus 'there is an assignment to I. Also, since I is a stop edge, it belongs only to ipfluence sets for which alI assignments are valid (i.e., Function APV returns TRUE, when invoked from RIDDLE). Therefore, it is trivial to see that the assignment imposed on I by the values assigned to edges already in E I , is a valid assignment.
There are two possibilities for processing the edge I, namely using VALID -step (4) or VALID -step (5). If I is processed by VALID -step (4), we have that outdegrel!y(source(f) = 1. Assuming that there is no redundancy in K(f), there is at least one valid assignment to all the edges in K(f) for each assignment (0 or 1) to I. We now show that there is no possible conflict between the assignment to Ve", E K'(I) 3 e",~fand any assignment to be made to k. Since I is being processed by VALID -step (4), there are no problematic nodes with respect to I in K (I) , and thus (by Definition t t) all possible assignments to the edges in I y (/) are valid assignments.
The second case assumes that I is ptocessed by VALID -step (4). Since I is the only edge being moved to E I , and we have already shown that I can be given a valid assignment, the proof is complete.
• Claim 6: VALID as described above terminates.
Proof: Since E 2 is initialized with a fmite number of edges, and during each iteration we take out edges from E 2 , and no edges are added to it, after a fmite number of iterations E 2 = </J and VALID terminates.
• Lemma t: All the .edges e E E y which are labeled as stop edges by RIDDLE, are also stop edges according to Definition 8.
Proof: By construction. We have shown that process VALID, which starts with any given valid assignment on the set E y -K(e), where e is labeled as a stop edge, terminates (Claim 6) in such a way that E, = E y • Furthermore, we proved that the set E y can be given a yalid assignment (Claim 5).
